Describir: Understanding Evolutionary Potential in Virtual CPU Instruction Set Architectures