Văn bản này: A generic hardware architecture to support the system level synthesis of digital systems