Hardware Accelerator Design by Using RT-Level Power Optimization Techniques on FPGA for Future AI Mobile Applications - Achyuth, Gundrapally (Electronics, 2025)