Text this: Cache coherency mechanisms in RISC-V multicore architectures /