Pharaoh Chip Compiler: 10-Week Wrap-Up
Guardado en:
| Udgivet i: | ESD vol. 18, no. 11 (Nov 1988), p. 48-52 |
|---|---|
| Hovedforfatter: | |
| Andre forfattere: | |
| Udgivet: |
Digital Design Publishing
|
| Fag: | |
| Online adgang: | Citation/Abstract Full Text - PDF |
| Tags: |
Ingen Tags, Vær først til at tagge denne postø!
|
MARC
| LEADER | 00000nab a2200000uu 4500 | ||
|---|---|---|---|
| 001 | 209598345 | ||
| 003 | UK-CbPIL | ||
| 022 | |a 0893-2565 | ||
| 022 | |a 0147-9245 | ||
| 035 | |a 209598345 | ||
| 045 | 2 | |b d19881101 |b d19881130 | |
| 084 | |a 00430603 | ||
| 084 | |a 17374 |2 nlm | ||
| 100 | 1 | |a Steinkerchner, Scott | |
| 245 | 1 | |a Pharaoh Chip Compiler: 10-Week Wrap-Up | |
| 260 | |b Digital Design Publishing |c Nov 1988 | ||
| 513 | |a PERIODICAL | ||
| 520 | 3 | |a Evans & Sutherland Computer Corp. (Salt Lake City, Utah) has introduced a 3-dimensional graphics/imaging subsystem with photographic-quality output. The subsystem determines the color of each object, decides which portions of which objects are visible, and then computes the final pixel value for the output to produce a 1,024-pixel-square color image, with a wide variety of shading effects, in only a few seconds. An ASIC filter chip, code-named Pharaoh in honor of its pyramid-shaped algorithm, is integral to this subsystem. Pharaoh implements a general filtering algorithm, allowing it to compute the color of each pixel in an image based on a weighted summation of neighboring pixels. The overall graphics subsystem computes a raster image from a set of 3D polygons, which are derived from a mathematical model describing the surface of an object and the object's approximate shape. The final verification stage of the Pharaoh design consisted of design rule checking, extraction, netlist comparison, and back-annotated simulation. Pharaoh's development illustrates the feasibility of one person designing a 75,000-gate chip within 10 weeks of finalizing the algorithm and LISP model, using today's design tools and compiler technology. | |
| 610 | 4 | |a VLSI Technology Inc Evans & Sutherland Computer Corp | |
| 653 | |a Verification | ||
| 653 | |a Simulation | ||
| 653 | |a Mathematical models | ||
| 653 | |a Logic | ||
| 653 | |a Integrated circuits | ||
| 653 | |a Image processing system | ||
| 653 | |a Design engineering | ||
| 653 | |a Computer languages | ||
| 653 | |a Compilers | ||
| 653 | |a Architecture | ||
| 653 | |a Algorithms | ||
| 700 | 1 | |a Rowson, James A | |
| 773 | 0 | |t ESD |g vol. 18, no. 11 (Nov 1988), p. 48-52 | |
| 786 | 0 | |d ProQuest |t ABI/INFORM Global | |
| 856 | 4 | 1 | |3 Citation/Abstract |u https://www.proquest.com/docview/209598345/abstract/embedded/Q8Z64E4HU3OH5N8U?source=fedsrch |
| 856 | 4 | 0 | |3 Full Text - PDF |u https://www.proquest.com/docview/209598345/fulltextPDF/embedded/Q8Z64E4HU3OH5N8U?source=fedsrch |