Metamodeling-Driven IP Reuse for SoC Integration and Microprocessor Design
I tiakina i:
| Kaituhi matua: | |
|---|---|
| Ētahi atu kaituhi: | |
| I whakaputaina: |
Artech House
|
| Ngā marau: | |
| Urunga tuihono: | Full Text - Ebook |
| Ngā Tūtohu: |
Kāore He Tūtohu, Me noho koe te mea tuatahi ki te tūtohu i tēnei pūkete!
|
| Whakarāpopotonga: | This cutting-edge resource offers you an in-depth understanding of metamodeling approaches for the reuse of intellectual properties (IPs) in the form of reusable design or verification components. The books covers the essential issues associated with fast and effective integration of reusable design components into a system-on-a-chip (SoC) to achieve faster design turn-around time. Moreover, it addresses key factors related to the use of reusable verification IPs for a "write once, use many times" verification strategy - another effective approach that can attain a faster product design cycle. |
|---|---|
| ISBN: | 9781596934252 |
| Puna: | Ebook Central |