Verification of Systems and Circuits Using LOTOS, Petri Nets, and CCS
Guardado en:
| Autor principal: | |
|---|---|
| Otros Autores: | |
| Publicado: |
John Wiley & Sons, Incorporated
|
| Materias: | |
| Acceso en línea: | Full Text - Ebook |
| Etiquetas: |
Sin Etiquetas, Sea el primero en etiquetar este registro!
|
MARC
| LEADER | 00000nab a2200000uu 4500 | ||
|---|---|---|---|
| 001 | 2131164099 | ||
| 003 | UK-CbPIL | ||
| 020 | |a 9780470253397 | ||
| 035 | |a 2131164099 | ||
| 045 | 0 | |b d20080307 | |
| 100 | 1 | |a Yoeli, Michael | |
| 245 | 1 | |a Verification of Systems and Circuits Using LOTOS, Petri Nets, and CCS | |
| 260 | |a US |b John Wiley & Sons, Incorporated |c Mar 7, 2008 | ||
| 513 | |a Book | ||
| 520 | 3 | |a A Step-by-Step Guide to Verification of Digital Systems This practical book provides a step-by-step, interactive introduction to formal verification of systems and circuits. The book offers theoretical background and introduces the application of three powerful verification toolsets: LOTOS-based CADP, Petri nets-based PETRIFY, and CCS-based CWB. The book covers verification of modular asynchronous circuits, alternating-bit protocols, arbiters, pipeline controllers, up-down counters, and phase converters, as well as many other verification examples. Using the given detailed examples, exercises, and easy-to-follow tutorials, complete with the downloadable toolsets available via referenced Web sites, this book serves as an ideal text in advanced undergraduate and graduate courses in computer science and electrical engineering. It is also valuable as a desktop reference for practicing verification engineers who are interested in verifying that designed digital systems meet specifications and requirements. A Step-by-Step Guide to Verification of Digital Systems This practical book provides a step-by-step, interactive introduction to formal verification of systems and circuits. The book offers theoretical background and introduces the application of three powerful verification toolsets: LOTOS-based CADP, Petri nets-based PETRIFY, and CCS-based CWB. The book covers verification of modular asynchronous circuits, alternating-bit protocols, arbiters, pipeline controllers, up-down counters, and phase converters, as well as many other verification examples. Using the given detailed examples, exercises, and easy-to-follow tutorials, complete with the downloadable toolsets available via referenced Web sites, this book serves as an ideal text in advanced undergraduate and graduate courses in computer science and electrical engineering. It is also valuable as a desktop reference for practicing verification engineers who are interested in verifying that designed digital systems meet specifications and requirements. Michael Yoeli, PhD, is Professor Emeritus in the Department of Computer Science, Technion, Israel. He is the author or editor of several books on digital networks and formal verification. His research interests include theory and applications of Petri nets, formal verification of hardware design, formal verification and synthesis of modular asynchronous networks, and computer-assisted analysis of parallel systems. He was awarded a Certificate of Acknowledgment by the Israel Section of the IEEE and the Israel Chapter of the IEEE Computer Society. Rakefet Kol, PhD, is a member of the Electrical Engineering Department, Technion, Israel. Her research interests include computer architectures, asynchronous design, formal verification of hardware designs, and software engineering. She is a senior member of the IEEE and a professional member of the ACM. | |
| 653 | |a UMZ | ||
| 653 | |a Computers | ||
| 653 | |a Integrated circuits -- Verification | ||
| 653 | |a Computer programming | ||
| 653 | |a Computer science | ||
| 653 | |a UPD | ||
| 653 | |a Parallel processing | ||
| 653 | |a Computer engineering | ||
| 653 | |a Distributed control systems | ||
| 653 | |a Design | ||
| 653 | |a LOTOS (Computer program language) | ||
| 653 | |a Engineering | ||
| 653 | |a Petri nets | ||
| 653 | |a Electrical engineering | ||
| 653 | |a Integrated circuits -- Verification. ; Computer software -- Verification. ; LOTOS (Computer program language) ; Petri nets. | ||
| 653 | |a Computer software -- Verification | ||
| 700 | 1 | |a Kol, Rakefet | |
| 773 | 0 | |t Verification of Systems and Circuits Using LOTOS, Petri Nets, and CCS |g (Mar 7, 2008) | |
| 786 | 0 | |d ProQuest |t Ebook Central | |
| 856 | 4 | 0 | |3 Full Text - Ebook |u https://www.proquest.com/docview/2131164099//embedded/L8HZQI7Z43R0LA5T?source=fedsrch |