FPGA Tool Suite Adds Native Static Timing Analysis

Gorde:
Xehetasun bibliografikoak
Argitaratua izan da:Electronic Design vol. 53, no. 16 (Jul 21, 2005), p. 32.
Egile nagusia: Maliniak, David
Argitaratua:
Endeavor Business Media
Gaiak:
Sarrera elektronikoa:Citation/Abstract
Full Text + Graphics
Full Text - PDF
Etiketak: Etiketa erantsi
Etiketarik gabe, Izan zaitez lehena erregistro honi etiketa jartzen!

MARC

LEADER 00000nab a2200000uu 4500
001 220999636
003 UK-CbPIL
022 |a 0013-4872 
022 |a 1944-9550 
035 |a 220999636 
045 0 |b d20050721 
084 |a 27955  |2 nlm 
100 1 |a Maliniak, David 
245 1 |a FPGA Tool Suite Adds Native Static Timing Analysis 
260 |b Endeavor Business Media  |c Jul 21, 2005 
513 |a News 
520 3 |a TransEDA's Assertain is billed as a "verification closure-management tool." But it's also a way to derive metrics that can tell users when their verification process is truly complete. Assertain monitors, measures, and manages the verification process in one integrated environment. 
610 4 |a Actel Corp TransEDA Agilent EEsof EDA CriticalBlue 
651 4 |a United States--US 
653 |a Design engineering 
653 |a Software packages 
653 |a Electronic design automation 
653 |a Manyproducts 
653 |a Integrated circuits 
653 |a Automation 
653 |a Product introduction 
653 |a Operating systems 
653 |a Design 
653 |a Designers 
773 0 |t Electronic Design  |g vol. 53, no. 16 (Jul 21, 2005), p. 32. 
786 0 |d ProQuest  |t Science Database 
856 4 1 |3 Citation/Abstract  |u https://www.proquest.com/docview/220999636/abstract/embedded/BH75TPHOCCPB476R?source=fedsrch 
856 4 0 |3 Full Text + Graphics  |u https://www.proquest.com/docview/220999636/fulltextwithgraphics/embedded/BH75TPHOCCPB476R?source=fedsrch 
856 4 0 |3 Full Text - PDF  |u https://www.proquest.com/docview/220999636/fulltextPDF/embedded/BH75TPHOCCPB476R?source=fedsrch