Beyond Vhdl Simulation To On Chip Testing

Uloženo v:
Podrobná bibliografie
Vydáno v:Association for Engineering Education - Engineering Library Division Papers (Jun 22, 2008), p. 13.251.1
Hlavní autor: Hayne, Ronald
Vydáno:
American Society for Engineering Education-ASEE
Témata:
On-line přístup:Citation/Abstract
Full text outside of ProQuest
Tagy: Přidat tag
Žádné tagy, Buďte první, kdo vytvoří štítek k tomuto záznamu!

MARC

LEADER 00000nab a2200000uu 4500
001 2317724120
003 UK-CbPIL
035 |a 2317724120 
045 0 |b d20080622 
100 1 |a Hayne, Ronald 
245 1 |a Beyond Vhdl Simulation To On Chip Testing 
260 |b American Society for Engineering Education-ASEE  |c Jun 22, 2008 
513 |a Conference Proceedings 
520 3 |a Digital systems design relies heavily on hardware description languages and their associated software tools. While VHDL allows functional verification of designs, simulation alone cannot prepare our students for the technical challenges associated with the final translation to actual hardware. Field programmable gate arrays (FPGAs) allow rapid prototyping of digital designs on a single chip. This tight integration presents additional challenges when it comes to testing the final hardware, because access to internal signals is limited. ChipScope™ Pro integrates key logic analyzer components with the target design inside the FPGA. A program of instruction has been developed at The Citadel that uses VHDL, FPGAs, and ChipScope™ Pro to teach advanced digital systems design. Examples are modeled and simulated using VHDL, then synthesized to FPGAs with embedded logic analyzer cores. The final hardware implementations are demonstrated using ChipScope™ Pro to provide access to on-chip signals. Designs include a binary multiplier and a reduced instruction set computer (RISC) processor. These textbook examples are turned into functional prototypes, bridging the gap between theory and hardware. Ultimately, the use of these integrated design tools provides a more robust learning experience that moves beyond VHDL simulation to on-chip testing. Modern digital systems design relies heavily on hardware description languages, such as VHDL, and their associated software tools. Most important in an educational environment is logic simulation, which allows functional verification of designs without the need for hardware implementation. While this allows quick investigation of multiple design examples, simulation alone cannot prepare our students for the technical challenges associated with the final translation to actual hardware. Programmable logic devices provide an integrated platform for implementation of digital circuits. Mapping designs to hardware provides students additional experience and insights associated with synthesis and device programming tools. FPGAs allow rapid prototyping of digital designs on a single chip, eliminating the need for multiple devices and error-prone external wiring. This tight integration presents additional challenges when it comes to testing the final hardware. Access to internal signals is limited, often making debugging more difficult. Development Options A quick web survey of undergraduate digital systems design courses revealed two basic approaches, lecture and lab. Lecture courses taught hardware description languages and relied 
653 |a Digital mapping 
653 |a Rapid prototyping 
653 |a Programmable logic arrays 
653 |a RISC 
653 |a Hardware description languages 
653 |a Microprocessors 
653 |a Systems design 
653 |a Debugging 
653 |a Digital systems 
653 |a Digital electronics 
653 |a Program verification (computers) 
653 |a Circuit design 
653 |a Programmable logic devices 
653 |a Wiring 
653 |a Field programmable gate arrays 
653 |a Instruction sets (computers) 
653 |a Software 
653 |a Computer simulation 
653 |a Students 
653 |a Software development tools 
653 |a Prototypes 
653 |a Computer assisted instruction--CAI 
653 |a Circuits 
653 |a Simulation 
653 |a Mapping 
653 |a Verification 
653 |a Languages 
653 |a Tests 
653 |a Translation 
653 |a Internet 
653 |a Teaching 
653 |a Polls & surveys 
653 |a Access 
653 |a Challenges 
653 |a Logic 
773 0 |t Association for Engineering Education - Engineering Library Division Papers  |g (Jun 22, 2008), p. 13.251.1 
786 0 |d ProQuest  |t Library Science Database 
856 4 1 |3 Citation/Abstract  |u https://www.proquest.com/docview/2317724120/abstract/embedded/6A8EOT78XXH2IG52?source=fedsrch 
856 4 0 |3 Full text outside of ProQuest  |u https://peer.asee.org/beyond-vhdl-simulation-to-on-chip-testing