Assessment of cache coherence protocols in shared -memory multiprocessors

Guardado en:
Detalles Bibliográficos
Publicado en:ProQuest Dissertations and Theses (2003)
Autor principal: Grbic, Alexander
Publicado:
ProQuest Dissertations & Theses
Materias:
Acceso en línea:Citation/Abstract
Full Text - PDF
Etiquetas: Agregar Etiqueta
Sin Etiquetas, Sea el primero en etiquetar este registro!

MARC

LEADER 00000nab a2200000uu 4500
001 305258117
003 UK-CbPIL
020 |a 978-0-612-84712-5 
035 |a 305258117 
045 0 |b d20030101 
084 |a 66569  |2 nlm 
100 1 |a Grbic, Alexander 
245 1 |a Assessment of cache coherence protocols in shared -memory multiprocessors 
260 |b ProQuest Dissertations & Theses  |c 2003 
513 |a Dissertation/Thesis 
520 3 |a The cache coherence protocol plays an important role in the performance of a distributed shared-memory (DSM) multiprocessor. A variety of cache coherence protocols exist and differ mainly in the scope of the sites that are updated by a write operation. These protocols can be complex and their impact on the performance of a multiprocessor system is often difficult to assess. To obtain good performance, both architects and users must understand processor communication, data locality, the properties of the interconnection network, and the nature of the coherence protocols. Analyzing the processor data sharing behavior and determining its effect on cache coherence communication traffic is the first step to a better understanding of overall performance. Toward this goal, this dissertation provides a framework for evaluating the coherence communication traffic of different protocols and considers using more than one protocol in a DSM multiprocessor. The framework consists of a data access characterization and the application of assessment rules. Its usefulness is demonstrated through an investigation into the performance of different cache coherence protocols for a variety of systems and parameters. It is shown to be effective for determining the relative performance of protocols and the effect of changes in system and application parameters. The investigation also shows that no single protocol is best suited for all communication patterns. Consequently, the dissertation also considers using more than one cache coherence protocol in a DSM multiprocessor. The results show that the hybrid protocol can significantly reduce traffic in all levels of the interconnection network with little effect on execution time. 
653 |a Electrical engineering 
773 0 |t ProQuest Dissertations and Theses  |g (2003) 
786 0 |d ProQuest  |t ProQuest Dissertations & Theses Global 
856 4 1 |3 Citation/Abstract  |u https://www.proquest.com/docview/305258117/abstract/embedded/L8HZQI7Z43R0LA5T?source=fedsrch 
856 4 0 |3 Full Text - PDF  |u https://www.proquest.com/docview/305258117/fulltextPDF/embedded/L8HZQI7Z43R0LA5T?source=fedsrch