Designing hardware for a robust high-speed cryptographic key generator based on multiple chaotic systems and its FPGA implementation for real-time video encryption
Shranjeno v:
| izdano v: | Multimedia Tools and Applications vol. 83, no. 24 (Jul 2024), p. 64499 |
|---|---|
| Glavni avtor: | |
| Drugi avtorji: | , |
| Izdano: |
Springer Nature B.V.
|
| Teme: | |
| Online dostop: | Citation/Abstract Full Text - PDF |
| Oznake: |
Brez oznak, prvi označite!
|
Komentirajte kot prvi!