High throughput VLSI design for real-time JPEG 2000 embedded block coding

Guardado en:
Detalles Bibliográficos
Publicado en:Journal of Real-Time Image Processing vol. 22, no. 1 (Jan 2025), p. 36
Publicado:
Springer Nature B.V.
Materias:
Acceso en línea:Citation/Abstract
Full Text
Full Text - PDF
Etiquetas: Agregar Etiqueta
Sin Etiquetas, Sea el primero en etiquetar este registro!

MARC

LEADER 00000nab a2200000uu 4500
001 3151297301
003 UK-CbPIL
022 |a 1861-8200 
022 |a 1861-8219 
024 7 |a 10.1007/s11554-024-01612-8  |2 doi 
035 |a 3151297301 
045 2 |b d20250101  |b d20250131 
245 1 |a High throughput VLSI design for real-time JPEG 2000 embedded block coding 
260 |b Springer Nature B.V.  |c Jan 2025 
513 |a Journal Article 
520 3 |a The Embedded Block Coding with Optimal Truncation (EBCOT) Tier-1 process is a critical component of the Joint Photographic Experts Group 2000 (JPEG2000) framework, significantly influencing throughput in hardware encoders. This paper presents an optimized hardware architecture for a high-performance EBCOT Tier-1 encoder, based on parallel code-block processing. The design features simultaneous bit-plane coding via three parallel channels, along with concurrent arithmetic coding enabled by six context-generating units. To overcome the throughput bottleneck of conventional designs, we introduce a novel multiplexing strategy for the Multiple Quantization coder. Our encoder achieves a throughput of 2782 Mb/s, a 7.3 times improvement over existing implementations, making it well-suited for high-speed JPEG2000 applications. The proposed architecture, when applied to the JPEG2000 encoding system, significantly enhances the circuit performance of the overall encoder on both Field Programmable Gate Array and Application Specific Integrated Circuit platforms. This provides a novel approach to architecture optimization. When processing 512 ×<inline-graphic specific-use="web" mime-subtype="GIF" xlink:href="11554_2024_1612_Article_IEq1.gif" /> 512 size grayscale map, the processing speed can reach more than 160 Frames Per Second, which can well meet the real-time requirements of edge device applications. 
653 |a Image compression 
653 |a Wavelet transforms 
653 |a Hardware 
653 |a Frames per second 
653 |a Block codes 
653 |a Optimization 
653 |a Multiplexing 
653 |a Decomposition 
653 |a Arithmetic coding 
653 |a Field programmable gate arrays 
653 |a Real time 
653 |a Critical components 
653 |a Application specific integrated circuits 
653 |a Efficiency 
773 0 |t Journal of Real-Time Image Processing  |g vol. 22, no. 1 (Jan 2025), p. 36 
786 0 |d ProQuest  |t Advanced Technologies & Aerospace Database 
856 4 1 |3 Citation/Abstract  |u https://www.proquest.com/docview/3151297301/abstract/embedded/7BTGNMKEMPT1V9Z2?source=fedsrch 
856 4 0 |3 Full Text  |u https://www.proquest.com/docview/3151297301/fulltext/embedded/7BTGNMKEMPT1V9Z2?source=fedsrch 
856 4 0 |3 Full Text - PDF  |u https://www.proquest.com/docview/3151297301/fulltextPDF/embedded/7BTGNMKEMPT1V9Z2?source=fedsrch