Describir: Efficient VLSI Architectures for Brain Computer Interfaces