TCAD Simulation and Characterization of Production Si- and SiGe- FDSOI CMOS Quantum Dot Arrays

Gardado en:
Detalles Bibliográficos
Publicado en:ProQuest Dissertations and Theses (2025)
Autor Principal: McIntosh, Julie Ann
Publicado:
ProQuest Dissertations & Theses
Materias:
Acceso en liña:Citation/Abstract
Full Text - PDF
Etiquetas: Engadir etiqueta
Sen Etiquetas, Sexa o primeiro en etiquetar este rexistro!

MARC

LEADER 00000nab a2200000uu 4500
001 3234684403
003 UK-CbPIL
020 |a 9798290664750 
035 |a 3234684403 
045 2 |b d20250101  |b d20251231 
084 |a 66569  |2 nlm 
100 1 |a McIntosh, Julie Ann 
245 1 |a TCAD Simulation and Characterization of Production Si- and SiGe- FDSOI CMOS Quantum Dot Arrays 
260 |b ProQuest Dissertations & Theses  |c 2025 
513 |a Dissertation/Thesis 
520 3 |a This thesis focuses on the process and device simulation of semiconductor quantum dot arrays manufactured in production 22nm FDSOI CMOS technology in order to investigate the optimal process waivers and device structure changes needed to implement tuneable tunnel-coupled quantum dots towards the realization of entangled qubit gates. The simulations were conducted using the commercial Sentaurus TCAD software package. The simulator was first calibrated based on room-temperature I-V and transconductance measurements of minimum size transistors %and coupled quantum dot arrays to ensure that the channel material parameters, such as mechanical strain, and structural transistor parameters match measurements. Next, the simulator was used to predict the impact of top gate pitch, back gate and top barrier gate architecture on the tunnel-coupled quantum dot characteristics. Some of the resulting coupled quantum dot arrays with coupling controlled by the backgate were laid out by other students in the group with necessary process waivers and structural changes, manufactured by a commercial foundry, and verified through measurements at room temperature and 2-4 Kelvin by the author and other students in the group, where tunnel coupling controlled by the backgate was observed. Simulations of arrays with different barrier gate implementations indicate that a barrier gate in the M1 layer or a top gate with varied width or overlap height can also control the potential barrier between dots. These simulations demonstrate how the process flow may be altered to accommodate multi-qubit gates, or in the case of the gate in the M1 layer, how a multi-qubit gate could be realized within the constraints of the commercial 22nm FDSOI process. 
653 |a Electrical engineering 
653 |a Computer engineering 
653 |a Condensed matter physics 
653 |a Computer science 
773 0 |t ProQuest Dissertations and Theses  |g (2025) 
786 0 |d ProQuest  |t ProQuest Dissertations & Theses Global 
856 4 1 |3 Citation/Abstract  |u https://www.proquest.com/docview/3234684403/abstract/embedded/H09TXR3UUZB2ISDL?source=fedsrch 
856 4 0 |3 Full Text - PDF  |u https://www.proquest.com/docview/3234684403/fulltextPDF/embedded/H09TXR3UUZB2ISDL?source=fedsrch