Evaluating High-Level SystemC Formal Verification Compared to RTL Verification
Guardado en:
| Publicado en: | PQDT - Global (2024) |
|---|---|
| Autor principal: | |
| Publicado: |
ProQuest Dissertations & Theses
|
| Materias: | |
| Acceso en línea: | Citation/Abstract Full Text - PDF |
| Etiquetas: |
Sin Etiquetas, Sea el primero en etiquetar este registro!
|
MARC
| LEADER | 00000nab a2200000uu 4500 | ||
|---|---|---|---|
| 001 | 3235010081 | ||
| 003 | UK-CbPIL | ||
| 020 | |a 9798290902647 | ||
| 035 | |a 3235010081 | ||
| 045 | 2 | |b d20240101 |b d20241231 | |
| 084 | |a 189128 |2 nlm | ||
| 100 | 1 | |a de Jesus, Renato Pedrosa | |
| 245 | 1 | |a Evaluating High-Level SystemC Formal Verification Compared to RTL Verification | |
| 260 | |b ProQuest Dissertations & Theses |c 2024 | ||
| 513 | |a Dissertation/Thesis | ||
| 520 | 3 | |a The Electronic Design Automation (EDA) industry relies on rigorous testing metrics, utilizing extensive randomized simulation environments to functionally test a device and employing formal verification (FV) in the most critical areas. However, FV using traditional approaches poses a significant challenge, especially when dealing with complex designs.The advent of High-Level Synthesis (HLS), which has led to the development of circuit description languages such as SystemC, has enabled the representation of devices more abstractly. Several tools, including STATE, SPIN, and VerCors, have been created to fulfill this purpose.This thesis aims to investigate whether formal verification at the SystemC level can verify larger designs faster than at the lowest level, namely in the SystemVerilog (SV) language. To this end, one tool was chosen for each verification level.The work concludes that the high-level verification is still in its early stages of investigation, with the performance of the tool being slower in comparison to the low-level tool. All designs verified operated based on clock cycles, thus the expected advantages of high-level abstraction were not fully realized. Furthermore, the high-level tool lacks the optimization present in the low-level tool, contributing to its reduced efficiency. | |
| 653 | |a Robots | ||
| 653 | |a Language | ||
| 653 | |a Software | ||
| 653 | |a Design | ||
| 653 | |a Integrated circuits | ||
| 653 | |a Manufacturing | ||
| 653 | |a Temporal logic | ||
| 653 | |a Field programmable gate arrays | ||
| 653 | |a Electrical engineering | ||
| 653 | |a Computer engineering | ||
| 773 | 0 | |t PQDT - Global |g (2024) | |
| 786 | 0 | |d ProQuest |t ProQuest Dissertations & Theses Global | |
| 856 | 4 | 1 | |3 Citation/Abstract |u https://www.proquest.com/docview/3235010081/abstract/embedded/7BTGNMKEMPT1V9Z2?source=fedsrch |
| 856 | 4 | 0 | |3 Full Text - PDF |u https://www.proquest.com/docview/3235010081/fulltextPDF/embedded/7BTGNMKEMPT1V9Z2?source=fedsrch |