Integration of the AES Cryptography Extension into a RISC-V Architecture
Guardat en:
| Publicat a: | ProQuest Dissertations and Theses (2025) |
|---|---|
| Autor principal: | |
| Publicat: |
ProQuest Dissertations & Theses
|
| Matèries: | |
| Accés en línia: | Citation/Abstract Full Text - PDF |
| Etiquetes: |
Sense etiquetes, Sigues el primer a etiquetar aquest registre!
|
MARC
| LEADER | 00000nab a2200000uu 4500 | ||
|---|---|---|---|
| 001 | 3237591162 | ||
| 003 | UK-CbPIL | ||
| 020 | |a 9798290934839 | ||
| 035 | |a 3237591162 | ||
| 045 | 2 | |b d20250101 |b d20251231 | |
| 084 | |a 66569 |2 nlm | ||
| 100 | 1 | |a Tran, Kelvin | |
| 245 | 1 | |a Integration of the AES Cryptography Extension into a RISC-V Architecture | |
| 260 | |b ProQuest Dissertations & Theses |c 2025 | ||
| 513 | |a Dissertation/Thesis | ||
| 520 | 3 | |a The purpose of this project is to implement the ratified cryptographic extension in the pre-existing RISC-V processor design, CORE-V Wally. One of the most common and robust forms of cryptography is the Advanced Encryption Standard (AES). This algorithm contains many rounds of substitution and permutations using a key to ensure secure encryption/decryption. In most modern CPUs, such as AMD and Intel, their Instruction Set Architecture (ISA) supports a form of cryptography, usually AES, to provide security for private and sensitive data. Incorporating a hardware AES module into a processor also serves to increase its efficiency and security.Software-based approaches to installing cryptographic algorithms on a computer are significantly slower because many hardware-based designs include specialized instruction sets for AES and the ability to run on machine-level language. Using hardware-based AES adds another layer of protection by removing the risk of side-channel attacks that could affect software on a machine.For the RISC-V process, the integration of ISA-supporting cryptography would serve the same purpose, where the AES algorithm will perform more efficiently and securely due to the specialized and ratified instruction set detailed by the RISC-V organization. This implementation can pass the regression tests to completely verify that CORE-V Wally will have cryptographic capabilities. Unlike the specifications detailed by the RISC-V organization, this implementation combines certain instructions into a unified module to reduce the total area required for the AES cryptography extension. | |
| 653 | |a Electrical engineering | ||
| 653 | |a Computer engineering | ||
| 653 | |a Computer science | ||
| 773 | 0 | |t ProQuest Dissertations and Theses |g (2025) | |
| 786 | 0 | |d ProQuest |t ProQuest Dissertations & Theses Global | |
| 856 | 4 | 1 | |3 Citation/Abstract |u https://www.proquest.com/docview/3237591162/abstract/embedded/L8HZQI7Z43R0LA5T?source=fedsrch |
| 856 | 4 | 0 | |3 Full Text - PDF |u https://www.proquest.com/docview/3237591162/fulltextPDF/embedded/L8HZQI7Z43R0LA5T?source=fedsrch |