Design of a Robust IEEE Compliant Floating-Point Divide and Square Root Using Iterative Approximation

Sparad:
Bibliografiska uppgifter
I publikationen:ProQuest Dissertations and Theses (2025)
Huvudupphov: Sager, Carson
Utgiven:
ProQuest Dissertations & Theses
Ämnen:
Länkar:Citation/Abstract
Full Text - PDF
Taggar: Lägg till en tagg
Inga taggar, Lägg till första taggen!

MARC

LEADER 00000nab a2200000uu 4500
001 3242877911
003 UK-CbPIL
020 |a 9798291551967 
035 |a 3242877911 
045 2 |b d20250101  |b d20251231 
084 |a 66569  |2 nlm 
100 1 |a Sager, Carson 
245 1 |a Design of a Robust IEEE Compliant Floating-Point Divide and Square Root Using Iterative Approximation 
260 |b ProQuest Dissertations & Theses  |c 2025 
513 |a Dissertation/Thesis 
520 3 |a In this work, an IEEE 754 compliant normalized floating-point divide and square root unit is presented that utilizes iterative approximation. This research provides a robust architecture that allows multiple formats and all IEEE 754 rounding modes while still exhibiting high-performance. Moreover, this thesis presents a design that adheres to the IEEE 754 2019 standard as well as demonstrating methods for rounding results to all five rounding modes using iterative approximation. Performance, Power, and Area estimates are determined from physical synthesis using ARM-based standard cells in a TSMC 28nm process. This thesis also presents comparisons with other implementations and demonstrates the efficiency of the approach presented here. 
653 |a Electrical engineering 
653 |a Computer engineering 
773 0 |t ProQuest Dissertations and Theses  |g (2025) 
786 0 |d ProQuest  |t ProQuest Dissertations & Theses Global 
856 4 1 |3 Citation/Abstract  |u https://www.proquest.com/docview/3242877911/abstract/embedded/L8HZQI7Z43R0LA5T?source=fedsrch 
856 4 0 |3 Full Text - PDF  |u https://www.proquest.com/docview/3242877911/fulltextPDF/embedded/L8HZQI7Z43R0LA5T?source=fedsrch