Q2SV: A High‐Level Synthesis Approach for State Vector Quantum Simulation

Guardado en:
Bibliografiske detaljer
Udgivet i:Quantum Engineering vol. 2025, no. 1 (2025)
Hovedforfatter: Bennakhi, Ahmad
Andre forfattere: Byrd, Gregory T., Franzon, Paul
Udgivet:
John Wiley & Sons, Inc.
Fag:
Online adgang:Citation/Abstract
Full Text
Full Text - PDF
Tags: Tilføj Tag
Ingen Tags, Vær først til at tagge denne postø!

MARC

LEADER 00000nab a2200000uu 4500
001 3276607776
003 UK-CbPIL
022 |a 2577-0470 
024 7 |a 10.1155/que2/9017796  |2 doi 
035 |a 3276607776 
045 2 |b d20250101  |b d20251231 
100 1 |a Bennakhi, Ahmad  |u North Carolina State University, , Raleigh, , USA, <url href="http://ncsu.edu">ncsu.edu</url> 
245 1 |a Q2SV: A High‐Level Synthesis Approach for State Vector Quantum Simulation 
260 |b John Wiley & Sons, Inc.  |c 2025 
513 |a Journal Article 
520 3 |a This study presents Q2SV, an FPGA‐based quantum state vector simulator implemented using high‐level synthesis (HLS), capable of simulating quantum circuits with up to 29 qubits. Using FPGA parallelism, efficient memory allocation, and hardware‐optimized execution pipelines, Q2SV achieves scalable quantum simulation without requiring iterative resynthesis. The system’s workflow processes OpenQASM circuits by providing a flexible and general‐purpose quantum state vector simulation approach. Experimental evaluations demonstrate significant reductions in execution time and storage requirements, positioning FPGAs as a possible alternative to GPUs and CPUs for large‐scale quantum circuit emulation. While not yet matching the raw computational power of high‐end CPUs and GPUs in all cases, this work establishes a foundational framework for future optimizations in hardware‐accelerated quantum simulation. This work provides an adaptable HLS‐based code that serves as a template that paves the way for enhanced memory management, parallel processing, and architecture‐specific optimizations, enabling more efficient FPGA‐based quantum simulations in the future. 
653 |a Parallel processing 
653 |a Quantum computing 
653 |a Simulation 
653 |a Central processing units--CPUs 
653 |a Programming languages 
653 |a Graphics processing units 
653 |a Hardware 
653 |a Bandwidths 
653 |a Pipelining (computers) 
653 |a Flexibility 
653 |a Circuits 
653 |a State vectors 
653 |a Design 
653 |a Energy efficiency 
653 |a Algorithms 
653 |a Field programmable gate arrays 
653 |a Assembly language 
653 |a Synthesis 
653 |a Memory management 
653 |a Bottlenecks 
653 |a Qubits (quantum computing) 
700 1 |a Byrd, Gregory T.  |u North Carolina State University, , Raleigh, , USA, <url href="http://ncsu.edu">ncsu.edu</url> 
700 1 |a Franzon, Paul  |u North Carolina State University, , Raleigh, , USA, <url href="http://ncsu.edu">ncsu.edu</url> 
773 0 |t Quantum Engineering  |g vol. 2025, no. 1 (2025) 
786 0 |d ProQuest  |t Advanced Technologies & Aerospace Database 
856 4 1 |3 Citation/Abstract  |u https://www.proquest.com/docview/3276607776/abstract/embedded/6A8EOT78XXH2IG52?source=fedsrch 
856 4 0 |3 Full Text  |u https://www.proquest.com/docview/3276607776/fulltext/embedded/6A8EOT78XXH2IG52?source=fedsrch 
856 4 0 |3 Full Text - PDF  |u https://www.proquest.com/docview/3276607776/fulltextPDF/embedded/6A8EOT78XXH2IG52?source=fedsrch