Azala

High-Performance Matrix Multiplication Using Block Parallelization on CPU and GPU

Gorde:
Argitaratua izan da:The Institute of Electrical and Electronics Engineers, Inc. (IEEE) Conference Proceedings (2025), p. 1-6
Egile nagusia: Rakhimov, Mekhriddin
Beste egile batzuk: Mannon Ochilov, Javliev, Shakhzod
Argitaratua:
The Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Gaiak:
Parallel processing
Multiplication
Central processing units > CPUs
Linear algebra
Computer architecture
Matrices (mathematics)
Electronic equipment
Graphics processing units
Microprocessors
Economic
Sarrera elektronikoa:Citation/Abstract
Etiketak: Etiketa erantsi
Etiketarik gabe, Izan zaitez lehena erregistro honi etiketa jartzen!