Efficient Fine-Grained LuT-Based Optimization of AES MixColumns and InvMixColumns for FPGA Implementation
Gardado en:
| Publicado en: | Electronics vol. 14, no. 24 (2025), p. 4912-4927 |
|---|---|
| Autor Principal: | |
| Outros autores: | , , , |
| Publicado: |
MDPI AG
|
| Materias: | |
| Acceso en liña: | Citation/Abstract Full Text + Graphics Full Text - PDF |
| Etiquetas: |
Sen Etiquetas, Sexa o primeiro en etiquetar este rexistro!
|
MARC
| LEADER | 00000nab a2200000uu 4500 | ||
|---|---|---|---|
| 001 | 3286275975 | ||
| 003 | UK-CbPIL | ||
| 022 | |a 2079-9292 | ||
| 024 | 7 | |a 10.3390/electronics14244912 |2 doi | |
| 035 | |a 3286275975 | ||
| 045 | 2 | |b d20250101 |b d20251231 | |
| 084 | |a 231458 |2 nlm | ||
| 100 | 1 | |a Azzouzi Oussama |u Department of Computer Science, Centre Universitaire El Cherif Bouchoucha Aflou, Aflou 03001, Algeria; o_azzouzi@esi.dz | |
| 245 | 1 | |a Efficient Fine-Grained LuT-Based Optimization of AES MixColumns and InvMixColumns for FPGA Implementation | |
| 260 | |b MDPI AG |c 2025 | ||
| 513 | |a Journal Article | ||
| 520 | 3 | |a This paper presents fine-grained Field Programmable Gate Arrays (FPGA) architectures for the Advanced Encryption Standard (AES) MixColumns and InvMixColumns transformations, targeting improved performance and resource utilization. The proposed method reformulates these operations as boolean functions directly mapped onto FPGA Lookup-Table (LuT) primitives, replacing conventional xor-based arithmetic with memory-level computation. A custom MATLAB-R2019a-based pre-synthesis optimization algorithm performs algebraic simplification and shared subexpression extraction at the polynomial level of Galois Field <inline-formula>GF(28)</inline-formula>, reducing redundant logic memory. This architecture, LuT-level optimization minimizes the delay of the complex InvMixColumns stage and narrows the delay gap between encryption (1.305 ns) and decryption (1.854 ns), resulting in a more balanced and power-efficient AES pipeline. Hardware implementation on a Xilinx Virtex-5 FPGA confirms the efficiency of the design, demonstrating competitive performance compared to state-of-the-art FPGA realizations. Its fast performance and minimal hardware requirements make it well suited for real-time secure communication systems and embedded platforms with limited resources that need reliable bidirectional data processing. | |
| 610 | 4 | |a Xilinx Inc National Institute of Standards & Technology | |
| 653 | |a Encryption | ||
| 653 | |a Software | ||
| 653 | |a Boolean functions | ||
| 653 | |a Data processing | ||
| 653 | |a Network security | ||
| 653 | |a Hardware | ||
| 653 | |a Boolean | ||
| 653 | |a Optimization | ||
| 653 | |a Polynomials | ||
| 653 | |a Architecture | ||
| 653 | |a Algebra | ||
| 653 | |a Field programmable gate arrays | ||
| 653 | |a Automation | ||
| 653 | |a Internet of Things | ||
| 653 | |a Embedded systems | ||
| 653 | |a Lookup tables | ||
| 653 | |a Pipelining (computers) | ||
| 653 | |a Communications systems | ||
| 653 | |a Energy efficiency | ||
| 653 | |a Data encryption | ||
| 653 | |a Algorithms | ||
| 653 | |a Resource utilization | ||
| 653 | |a Real time | ||
| 700 | 1 | |a Anane, Mohamed |u Laboratory of System Design Methods, National Higher School of Computer Science, BP 68M, Algiers 16309, Algeria; m_anane@esi.dz | |
| 700 | 1 | |a Ghanem Mohamed Chahine |u Cybersecuirty Institute, University of Liverpool, Liverpool L69 3BX, UK | |
| 700 | 1 | |a Himeur Yassine |u College of Engineering and Information Technology, University of Dubai, Dubai 14143, United Arab Emirates; yhimeur@ud.ac.ae | |
| 700 | 1 | |a Hamza, Kheddar |u Cyber Secuirty Research Centre, London Metropolitan University, London N7 8DB, UK; kheddar.hamza@univ-medea.dz | |
| 773 | 0 | |t Electronics |g vol. 14, no. 24 (2025), p. 4912-4927 | |
| 786 | 0 | |d ProQuest |t Advanced Technologies & Aerospace Database | |
| 856 | 4 | 1 | |3 Citation/Abstract |u https://www.proquest.com/docview/3286275975/abstract/embedded/7BTGNMKEMPT1V9Z2?source=fedsrch |
| 856 | 4 | 0 | |3 Full Text + Graphics |u https://www.proquest.com/docview/3286275975/fulltextwithgraphics/embedded/7BTGNMKEMPT1V9Z2?source=fedsrch |
| 856 | 4 | 0 | |3 Full Text - PDF |u https://www.proquest.com/docview/3286275975/fulltextPDF/embedded/7BTGNMKEMPT1V9Z2?source=fedsrch |