CPU formal verification receives a boost
محفوظ في:
| الحاوية / القاعدة: | Electronic Engineering Times no. 927 (Nov 11, 1996), p. 56-58 |
|---|---|
| المؤلف الرئيسي: | |
| مؤلفون آخرون: | |
| منشور في: |
AspenCore
|
| الموضوعات: | |
| الوصول للمادة أونلاين: | Citation/Abstract Full Text + Graphics Full Text - PDF |
| الوسوم: |
لا توجد وسوم, كن أول من يضع وسما على هذه التسجيلة!
|
MARC
| LEADER | 00000nab a2200000uu 4500 | ||
|---|---|---|---|
| 001 | 208156437 | ||
| 003 | UK-CbPIL | ||
| 022 | |a 0192-1541 | ||
| 035 | |a 208156437 | ||
| 045 | 0 | |b d19961111 | |
| 084 | |a 01333245 | ||
| 084 | |a 16096 |2 nlm | ||
| 100 | 1 | |a Rathje, Thomas | |
| 245 | 1 | |a CPU formal verification receives a boost | |
| 260 | |b AspenCore |c Nov 11, 1996 | ||
| 513 | |a PERIODICAL | ||
| 520 | 3 | |a Today, commercial formal-verification tools are allowing CPU designers to overcome functional verification hurdles caused by the skyrocketing size and complexity of deep-submicron silicon. One recent adopter of formal verification is Rise Technology, a Silicon Valley startup designing a multimillion-transistor microprocessor system. Without formal verification, CPUs would be prohibitively costly to develop, especially for startup companies. Rise Technology has pioneered a CPU design methodology that combines formal verification with emulation to validate the register-transfer-level model of a new design. Diagnostics, operating systems and applications run on the target system with the new CPU in the emulator, and formal verification ensures that the emulated gates are functionally identical to the RTL. The Chrysalis Design Verifyer formal-equivalence-checking software ensures that the emulated design has exactly the same logic as the RTL. | |
| 610 | 4 | |a Chrysalis Symbolic Design Inc Rise Technology Inc | |
| 651 | 4 | |a United States--US | |
| 653 | |a Integrated circuits | ||
| 653 | |a Software packages | ||
| 653 | |a Case studies | ||
| 653 | |a Startups | ||
| 653 | |a Electronics industry | ||
| 653 | |a Automation | ||
| 653 | |a Computer based modeling | ||
| 653 | |a Product design | ||
| 653 | |a Operating systems | ||
| 653 | |a Simulation | ||
| 653 | |a Software | ||
| 653 | |a Logic | ||
| 653 | |a Transistors | ||
| 653 | |a Product testing | ||
| 653 | |a Custom design | ||
| 653 | |a Designers | ||
| 700 | 1 | |a Sandler, Scott | |
| 773 | 0 | |t Electronic Engineering Times |g no. 927 (Nov 11, 1996), p. 56-58 | |
| 786 | 0 | |d ProQuest |t Telecommunications Database | |
| 856 | 4 | 1 | |3 Citation/Abstract |u https://www.proquest.com/docview/208156437/abstract/embedded/BH75TPHOCCPB476R?source=fedsrch |
| 856 | 4 | 0 | |3 Full Text + Graphics |u https://www.proquest.com/docview/208156437/fulltextwithgraphics/embedded/BH75TPHOCCPB476R?source=fedsrch |
| 856 | 4 | 0 | |3 Full Text - PDF |u https://www.proquest.com/docview/208156437/fulltextPDF/embedded/BH75TPHOCCPB476R?source=fedsrch |