CPU formal verification receives a boost
Đã lưu trong:
| Xuất bản năm: | Electronic Engineering Times no. 927 (Nov 11, 1996), p. 56-58 |
|---|---|
| Tác giả chính: | |
| Tác giả khác: | |
| Được phát hành: |
AspenCore
|
| Những chủ đề: | |
| Truy cập trực tuyến: | Citation/Abstract Full Text + Graphics Full Text - PDF |
| Các nhãn: |
Không có thẻ, Là người đầu tiên thẻ bản ghi này!
|
| Bài tóm tắt: | Today, commercial formal-verification tools are allowing CPU designers to overcome functional verification hurdles caused by the skyrocketing size and complexity of deep-submicron silicon. One recent adopter of formal verification is Rise Technology, a Silicon Valley startup designing a multimillion-transistor microprocessor system. Without formal verification, CPUs would be prohibitively costly to develop, especially for startup companies. Rise Technology has pioneered a CPU design methodology that combines formal verification with emulation to validate the register-transfer-level model of a new design. Diagnostics, operating systems and applications run on the target system with the new CPU in the emulator, and formal verification ensures that the emulated gates are functionally identical to the RTL. The Chrysalis Design Verifyer formal-equivalence-checking software ensures that the emulated design has exactly the same logic as the RTL. |
|---|---|
| số ISSN: | 0192-1541 |
| Nguồn: | Telecommunications Database |