ASIC Verification Technology Brings Bugs To Their Knees
में बचाया:
| में प्रकाशित: | Electronic Design (Jan 18, 2007), p. 30. |
|---|---|
| मुख्य लेखक: | |
| प्रकाशित: |
Endeavor Business Media
|
| विषय: | |
| ऑनलाइन पहुंच: | Citation/Abstract Full Text Full Text - PDF |
| टैग: |
कोई टैग नहीं, इस रिकॉर्ड को टैग करने वाले पहले व्यक्ति बनें!
|
MARC
| LEADER | 00000nab a2200000uu 4500 | ||
|---|---|---|---|
| 001 | 221060580 | ||
| 003 | UK-CbPIL | ||
| 022 | |a 0013-4872 | ||
| 022 | |a 1944-9550 | ||
| 035 | |a 221060580 | ||
| 045 | 0 | |b d20070118 | |
| 084 | |a 27955 |2 nlm | ||
| 100 | 1 | |a Maliniak, David | |
| 245 | 1 | |a ASIC Verification Technology Brings Bugs To Their Knees | |
| 260 | |b Endeavor Business Media |c Jan 18, 2007 | ||
| 513 | |a News | ||
| 520 | 3 | |a To employ Total Recall technology, users would specify a block or full chip for debugging. All memory, logic, and associated circuitry is surrounded by control logic and stimulus. That stimulus is delayed by a specified number of clocks, and all assertions in the HDL are synthesized into the control logic. The design is then loaded into an FPGAbased prototyping board and run as though in emulation. | |
| 610 | 4 | |a Synplicity Inc | |
| 651 | 4 | |a United States--US | |
| 653 | |a Design engineering | ||
| 653 | |a Simulation | ||
| 653 | |a Exports | ||
| 653 | |a Prototypes | ||
| 653 | |a Design | ||
| 773 | 0 | |t Electronic Design |g (Jan 18, 2007), p. 30. | |
| 786 | 0 | |d ProQuest |t Science Database | |
| 856 | 4 | 1 | |3 Citation/Abstract |u https://www.proquest.com/docview/221060580/abstract/embedded/Q8Z64E4HU3OH5N8U?source=fedsrch |
| 856 | 4 | 0 | |3 Full Text |u https://www.proquest.com/docview/221060580/fulltext/embedded/Q8Z64E4HU3OH5N8U?source=fedsrch |
| 856 | 4 | 0 | |3 Full Text - PDF |u https://www.proquest.com/docview/221060580/fulltextPDF/embedded/Q8Z64E4HU3OH5N8U?source=fedsrch |