Beyond Vhdl Simulation To On Chip Testing

Spremljeno u:

Bibliografski detalji
Izdano u:	Association for Engineering Education - Engineering Library Division Papers (Jun 22, 2008), p. 13.251.1
Glavni autor:	Hayne, Ronald
Izdano:	American Society for Engineering Education-ASEE
Teme:	Digital mapping Rapid prototyping Programmable logic arrays RISC Hardware description languages Microprocessors Systems design Debugging Digital systems Digital electronics Program verification (computers) Circuit design Programmable logic devices Wiring Field programmable gate arrays Instruction sets (computers) Software Computer simulation Students Software development tools Prototypes Computer assisted instruction > CAI Circuits Simulation Mapping Verification Languages Tests Translation Internet Teaching Polls & surveys Access Challenges Logic
Online pristup:	Citation/Abstract Full text outside of ProQuest
Oznake:	Dodaj oznaku Bez oznaka, Budi prvi tko označuje ovaj zapis!

Budi prvi tko komentira!