FPGA Based Accelerator Design for Stochastic Online Scheduling
I tiakina i:
| I whakaputaina i: | ProQuest Dissertations and Theses (2025) |
|---|---|
| Kaituhi matua: | |
| I whakaputaina: |
ProQuest Dissertations & Theses
|
| Ngā marau: | |
| Urunga tuihono: | Citation/Abstract Full Text - PDF |
| Ngā Tūtohu: |
Kāore He Tūtohu, Me noho koe te mea tuatahi ki te tūtohu i tēnei pūkete!
|
| Whakarāpopotonga: | Efficient job scheduling is a critical challenge in modern computing environments, particularly in cloud computing, high-performance computing (HPC), and real-time systems. Traditional software-based schedulers struggle to efficiently balance workload distribution due to high scheduling overhead, lack of adaptability to dynamic workloads, and suboptimal resource utilization. This research presents a novel FPGA-based accelerator for stochastic online scheduling (SOS), leveraging hardware parallelism to optimize real-time job allocation and reduce scheduling latency. By introducing a hardware-accelerated approach to real-time scheduling, this research establishes a new paradigm for adaptive scheduling mechanisms in computing systems. The FPGA-based SOS accelerator provides a scalable, energy-efficient, and high-performance alternative to software-based scheduling, making it particularly well suited for cloud data centers, AI workloads, and latency-sensitive applications. Future extensions include AI-driven scheduling optimization, multi-FPGA distributed scheduling architectures, and integration with carbon-aware computing frameworks to further enhance efficiency and sustainability. |
|---|---|
| ISBN: | 9798280766808 |
| Puna: | ProQuest Dissertations & Theses Global |