Embedded Streaming Hardware Accelerators Interconnect Architectures and Latency Evaluation

Gorde:

Xehetasun bibliografikoak
Argitaratua izan da:	Electronics vol. 14, no. 8 (2025), p. 1513
Egile nagusia:	Cristian-Tiberius, Axinte
Beste egile batzuk:	Stan, Andrei, Vasile-Ion, Manta
Argitaratua:	MDPI AG
Gaiak:	Software Central processing units > CPUs Random access memory Computer architecture Hardware Communication Microprocessors Signal processing Neural networks Network latency Design Architecture Embedded systems Transmitters Block diagrams First in-first out protocols Field programmable gate arrays Resource utilization System on chip Energy consumption Accelerators Interfaces
Sarrera elektronikoa:	Citation/Abstract Full Text + Graphics Full Text - PDF
Etiketak:	Etiketa erantsi Etiketarik gabe, Izan zaitez lehena erregistro honi etiketa jartzen!