CPU formal verification receives a boost

Enregistré dans:

Détails bibliographiques
Publié dans:	Electronic Engineering Times no. 927 (Nov 11, 1996), p. 56-58
Auteur principal:	Rathje, Thomas
Autres auteurs:	Sandler, Scott
Publié:	AspenCore
Sujets:	Chrysalis Symbolic Design Inc Rise Technology Inc United States > US Integrated circuits Software packages Case studies Startups Electronics industry Automation Computer based modeling Product design Operating systems Simulation Software Logic Transistors Product testing Custom design Designers
Accès en ligne:	Citation/Abstract Full Text + Graphics Full Text - PDF
Tags:	Ajouter un tag Pas de tags, Soyez le premier à ajouter un tag!

Description
Résumé:	Today, commercial formal-verification tools are allowing CPU designers to overcome functional verification hurdles caused by the skyrocketing size and complexity of deep-submicron silicon. One recent adopter of formal verification is Rise Technology, a Silicon Valley startup designing a multimillion-transistor microprocessor system. Without formal verification, CPUs would be prohibitively costly to develop, especially for startup companies. Rise Technology has pioneered a CPU design methodology that combines formal verification with emulation to validate the register-transfer-level model of a new design. Diagnostics, operating systems and applications run on the target system with the new CPU in the emulator, and formal verification ensures that the emulated gates are functionally identical to the RTL. The Chrysalis Design Verifyer formal-equivalence-checking software ensures that the emulated design has exactly the same logic as the RTL.
ISSN:	0192-1541
Source:	Telecommunications Database