Verification of Systems and Circuits Using LOTOS, Petri Nets, and CCS

Guardat en:

Dades bibliogràfiques
Autor principal:	Yoeli, Michael
Altres autors:	Kol, Rakefet
Publicat:	John Wiley & Sons, Incorporated
Matèries:	UMZ Computers Integrated circuits > Verification Computer programming Computer science UPD Parallel processing Computer engineering Distributed control systems Design LOTOS (Computer program language) Engineering Petri nets Electrical engineering Integrated circuits > Verification. ; Computer software > Verification. ; LOTOS (Computer program language) ; Petri nets. Computer software > Verification
Accés en línia:	Full Text - Ebook
Etiquetes:	Afegir etiqueta Sense etiquetes, Sigues el primer a etiquetar aquest registre!

Sigues el primer a deixar un comentari!