Verification of Systems and Circuits Using LOTOS, Petri Nets, and CCS

Gorde:

Xehetasun bibliografikoak
Egile nagusia:	Yoeli, Michael
Beste egile batzuk:	Kol, Rakefet
Argitaratua:	John Wiley & Sons, Incorporated
Gaiak:	UMZ Computers Integrated circuits > Verification Computer programming Computer science UPD Parallel processing Computer engineering Distributed control systems Design LOTOS (Computer program language) Engineering Petri nets Electrical engineering Integrated circuits > Verification. ; Computer software > Verification. ; LOTOS (Computer program language) ; Petri nets. Computer software > Verification
Sarrera elektronikoa:	Full Text - Ebook
Etiketak:	Etiketa erantsi Etiketarik gabe, Izan zaitez lehena erregistro honi etiketa jartzen!

Izan zaitez lehena ohar bat uzten!