Verification of Systems and Circuits Using LOTOS, Petri Nets, and CCS

Gardado en:

Detalles Bibliográficos
Autor Principal:	Yoeli, Michael
Outros autores:	Kol, Rakefet
Publicado:	John Wiley & Sons, Incorporated
Materias:	UMZ Computers Integrated circuits > Verification Computer programming Computer science UPD Parallel processing Computer engineering Distributed control systems Design LOTOS (Computer program language) Engineering Petri nets Electrical engineering Integrated circuits > Verification. ; Computer software > Verification. ; LOTOS (Computer program language) ; Petri nets. Computer software > Verification
Acceso en liña:	Full Text - Ebook
Etiquetas:	Engadir etiqueta Sen Etiquetas, Sexa o primeiro en etiquetar este rexistro!

Sexa o primeiro en deixar un comentario!