Implementation of Systolic Multiplier Using Hybrid Multiplexer Dependent Adder

Gardado en:

Detalles Bibliográficos
Publicado en:	Turkish Journal of Computer and Mathematics Education vol. 15, no. 1 (2024), p. 218
Autor Principal:	Bhargavi, P
Outros autores:	Mounika, Nandanavanam, Sarika, Magam, Sindhuja, Leburu, Sravani, Kommu
Publicado:	Ninety Nine Publication
Materias:	Multiplexing Power management Multiplication Multiplexers Data processing Resource utilization Integrated circuits Digital signal processing Multipliers Hardware Power consumption Microprocessors Adding circuits Cryptography Random access memory Signal processing Mathematics education Circuits Energy consumption Efficiency Circulatory system Embedded systems Multiplication & division Design Arrays Algorithms Critical path Merchandise Information Influence of Technology Addition Computation Computers Memory Anatomy Arithmetic
Acceso en liña:	Citation/Abstract Full Text - PDF
Etiquetas:	Engadir etiqueta Sen Etiquetas, Sexa o primeiro en etiquetar este rexistro!

Sexa o primeiro en deixar un comentario!