Implementation of Systolic Multiplier Using Hybrid Multiplexer Dependent Adder

Spremljeno u:

Bibliografski detalji
Izdano u:	Turkish Journal of Computer and Mathematics Education vol. 15, no. 1 (2024), p. 218
Glavni autor:	Bhargavi, P
Daljnji autori:	Mounika, Nandanavanam, Sarika, Magam, Sindhuja, Leburu, Sravani, Kommu
Izdano:	Ninety Nine Publication
Teme:	Multiplexing Power management Multiplication Multiplexers Data processing Resource utilization Integrated circuits Digital signal processing Multipliers Hardware Power consumption Microprocessors Adding circuits Cryptography Random access memory Signal processing Mathematics education Circuits Energy consumption Efficiency Circulatory system Embedded systems Multiplication & division Design Arrays Algorithms Critical path Merchandise Information Influence of Technology Addition Computation Computers Memory Anatomy Arithmetic
Online pristup:	Citation/Abstract Full Text - PDF
Oznake:	Dodaj oznaku Bez oznaka, Budi prvi tko označuje ovaj zapis!

Budi prvi tko komentira!