FPGA Tool Suite Adds Native Static Timing Analysis
Αποθηκεύτηκε σε:
| Εκδόθηκε σε: | Electronic Design vol. 53, no. 16 (Jul 21, 2005), p. 32. |
|---|---|
| Κύριος συγγραφέας: | |
| Έκδοση: |
Endeavor Business Media
|
| Θέματα: | |
| Διαθέσιμο Online: | Citation/Abstract Full Text + Graphics Full Text - PDF |
| Ετικέτες: |
Δεν υπάρχουν, Καταχωρήστε ετικέτα πρώτοι!
|
| Περίληψη: | TransEDA's Assertain is billed as a "verification closure-management tool." But it's also a way to derive metrics that can tell users when their verification process is truly complete. Assertain monitors, measures, and manages the verification process in one integrated environment. |
|---|---|
| ISSN: | 0013-4872 1944-9550 |
| Πηγή: | Science Database |