FPGA Tool Suite Adds Native Static Timing Analysis
Сохранить в:
| Опубликовано в:: | Electronic Design vol. 53, no. 16 (Jul 21, 2005), p. 32. |
|---|---|
| Главный автор: | |
| Опубликовано: |
Endeavor Business Media
|
| Предметы: | |
| Online-ссылка: | Citation/Abstract Full Text + Graphics Full Text - PDF |
| Метки: |
Нет меток, Требуется 1-ая метка записи!
|
| Краткий обзор: | TransEDA's Assertain is billed as a "verification closure-management tool." But it's also a way to derive metrics that can tell users when their verification process is truly complete. Assertain monitors, measures, and manages the verification process in one integrated environment. |
|---|---|
| ISSN: | 0013-4872 1944-9550 |
| Источник: | Science Database |