Ata uhi

FPGA Tool Suite Adds Native Static Timing Analysis

I tiakina i:
I whakaputaina i:Electronic Design vol. 53, no. 16 (Jul 21, 2005), p. 32.
Kaituhi matua: Maliniak, David
I whakaputaina:
Endeavor Business Media
Ngā marau:
Actel Corp TransEDA Agilent EEsof EDA CriticalBlue
United States > US
Design engineering
Software packages
Electronic design automation
Manyproducts
Integrated circuits
Automation
Product introduction
Operating systems
Design
Designers
Urunga tuihono:Citation/Abstract
Full Text + Graphics
Full Text - PDF
Ngā Tūtohu: Tāpirihia he Tūtohu
Kāore He Tūtohu, Me noho koe te mea tuatahi ki te tūtohu i tēnei pūkete!
Whakarāpopotonga:TransEDA's Assertain is billed as a "verification closure-management tool." But it's also a way to derive metrics that can tell users when their verification process is truly complete. Assertain monitors, measures, and manages the verification process in one integrated environment.
ISSN:0013-4872
1944-9550
Puna:Science Database