Slika na naslovnici

FPGA Tool Suite Adds Native Static Timing Analysis

Shranjeno v:
izdano v:Electronic Design vol. 53, no. 16 (Jul 21, 2005), p. 32.
Glavni avtor: Maliniak, David
Izdano:
Endeavor Business Media
Teme:
Actel Corp TransEDA Agilent EEsof EDA CriticalBlue
United States > US
Design engineering
Software packages
Electronic design automation
Manyproducts
Integrated circuits
Automation
Product introduction
Operating systems
Design
Designers
Online dostop:Citation/Abstract
Full Text + Graphics
Full Text - PDF
Oznake: Označite
Brez oznak, prvi označite!
Resumen:TransEDA's Assertain is billed as a "verification closure-management tool." But it's also a way to derive metrics that can tell users when their verification process is truly complete. Assertain monitors, measures, and manages the verification process in one integrated environment.
ISSN:0013-4872
1944-9550
Fuente:Science Database