ASIC Verification Technology Brings Bugs To Their Knees

Gespeichert in:

Bibliographische Detailangaben
Veröffentlicht in:	Electronic Design (Jan 18, 2007), p. 30.
1. Verfasser:	Maliniak, David
Veröffentlicht:	Endeavor Business Media
Schlagworte:	Synplicity Inc United States > US Design engineering Simulation Exports Prototypes Design
Online-Zugang:	Citation/Abstract Full Text Full Text - PDF
Tags:	Tag hinzufügen Keine Tags, Fügen Sie das erste Tag hinzu!

Beschreibung
Abstract:	To employ Total Recall technology, users would specify a block or full chip for debugging. All memory, logic, and associated circuitry is surrounded by control logic and stimulus. That stimulus is delayed by a specified number of clocks, and all assertions in the HDL are synthesized into the control logic. The design is then loaded into an FPGAbased prototyping board and run as though in emulation.
ISSN:	0013-4872 1944-9550
Quelle:	Science Database