ASIC Verification Technology Brings Bugs To Their Knees

Sparad:
Bibliografiska uppgifter
I publikationen:Electronic Design (Jan 18, 2007), p. 30.
Huvudupphov: Maliniak, David
Utgiven:
Endeavor Business Media
Ämnen:
Länkar:Citation/Abstract
Full Text
Full Text - PDF
Taggar: Lägg till en tagg
Inga taggar, Lägg till första taggen!
Beskrivning
Abstrakt:To employ Total Recall technology, users would specify a block or full chip for debugging. All memory, logic, and associated circuitry is surrounded by control logic and stimulus. That stimulus is delayed by a specified number of clocks, and all assertions in the HDL are synthesized into the control logic. The design is then loaded into an FPGAbased prototyping board and run as though in emulation.
ISSN:0013-4872
1944-9550
Källa:Science Database