ASIC Verification Technology Brings Bugs To Their Knees

I tiakina i:

Ngā taipitopito rārangi puna kōrero
I whakaputaina i:	Electronic Design (Jan 18, 2007), p. 30.
Kaituhi matua:	Maliniak, David
I whakaputaina:	Endeavor Business Media
Ngā marau:	Synplicity Inc United States > US Design engineering Simulation Exports Prototypes Design
Urunga tuihono:	Citation/Abstract Full Text Full Text - PDF
Ngā Tūtohu:	Tāpirihia he Tūtohu Kāore He Tūtohu, Me noho koe te mea tuatahi ki te tūtohu i tēnei pūkete!

Whakaahuatanga
Whakarāpopotonga:	To employ Total Recall technology, users would specify a block or full chip for debugging. All memory, logic, and associated circuitry is surrounded by control logic and stimulus. That stimulus is delayed by a specified number of clocks, and all assertions in the HDL are synthesized into the control logic. The design is then loaded into an FPGAbased prototyping board and run as though in emulation.
ISSN:	0013-4872 1944-9550
Puna:	Science Database