ASIC Verification Technology Brings Bugs To Their Knees

Enregistré dans:

Détails bibliographiques
Publié dans:	Electronic Design (Jan 18, 2007), p. 30.
Auteur principal:	Maliniak, David
Publié:	Endeavor Business Media
Sujets:	Synplicity Inc United States > US Design engineering Simulation Exports Prototypes Design
Accès en ligne:	Citation/Abstract Full Text Full Text - PDF
Tags:	Ajouter un tag Pas de tags, Soyez le premier à ajouter un tag!

Description
Résumé:	To employ Total Recall technology, users would specify a block or full chip for debugging. All memory, logic, and associated circuitry is surrounded by control logic and stimulus. That stimulus is delayed by a specified number of clocks, and all assertions in the HDL are synthesized into the control logic. The design is then loaded into an FPGAbased prototyping board and run as though in emulation.
ISSN:	0013-4872 1944-9550
Source:	Science Database