ASIC Verification Technology Brings Bugs To Their Knees

Gorde:

Xehetasun bibliografikoak
Argitaratua izan da:	Electronic Design (Jan 18, 2007), p. 30.
Egile nagusia:	Maliniak, David
Argitaratua:	Endeavor Business Media
Gaiak:	Synplicity Inc United States > US Design engineering Simulation Exports Prototypes Design
Sarrera elektronikoa:	Citation/Abstract Full Text Full Text - PDF
Etiketak:	Etiketa erantsi Etiketarik gabe, Izan zaitez lehena erregistro honi etiketa jartzen!

Deskribapena
Laburpena:	To employ Total Recall technology, users would specify a block or full chip for debugging. All memory, logic, and associated circuitry is surrounded by control logic and stimulus. That stimulus is delayed by a specified number of clocks, and all assertions in the HDL are synthesized into the control logic. The design is then loaded into an FPGAbased prototyping board and run as though in emulation.
ISSN:	0013-4872 1944-9550
Baliabidea:	Science Database