ASIC Verification Technology Brings Bugs To Their Knees

Guardado en:

書目詳細資料
發表在:	Electronic Design (Jan 18, 2007), p. 30.
主要作者:	Maliniak, David
出版:	Endeavor Business Media
主題:	Synplicity Inc United States > US Design engineering Simulation Exports Prototypes Design
在線閱讀:	Citation/Abstract Full Text Full Text - PDF
標簽:	添加標簽沒有標簽, 成為第一個標記此記錄!

實物特徵
Resumen:	To employ Total Recall technology, users would specify a block or full chip for debugging. All memory, logic, and associated circuitry is surrounded by control logic and stimulus. That stimulus is delayed by a specified number of clocks, and all assertions in the HDL are synthesized into the control logic. The design is then loaded into an FPGAbased prototyping board and run as though in emulation.
ISSN:	0013-4872 1944-9550
Fuente:	Science Database