ASIC Verification Technology Brings Bugs To Their Knees

Збережено в:

Бібліографічні деталі
Опубліковано в::	Electronic Design (Jan 18, 2007), p. 30.
Автор:	Maliniak, David
Опубліковано:	Endeavor Business Media
Предмети:	Synplicity Inc United States > US Design engineering Simulation Exports Prototypes Design
Онлайн доступ:	Citation/Abstract Full Text Full Text - PDF
Теги:	Додати тег Немає тегів, Будьте першим, хто поставить тег для цього запису!

Опис
Короткий огляд:	To employ Total Recall technology, users would specify a block or full chip for debugging. All memory, logic, and associated circuitry is surrounded by control logic and stimulus. That stimulus is delayed by a specified number of clocks, and all assertions in the HDL are synthesized into the control logic. The design is then loaded into an FPGAbased prototyping board and run as though in emulation.
ISSN:	0013-4872 1944-9550
Джерело:	Science Database