A Novel Reconfigurable Vector-Processed Interleaving Algorithm for a DVB-RCS2 Turbo Encoder

Guardat en:

Dades bibliogràfiques
Publicat a:	Electronics vol. 14, no. 13 (2025), p. 2600-2617
Autor principal:	Bensimon Moshe
Altres autors:	Boxerman Ohad, Ben-Shimol Yehuda, Manor Erez, Greenberg, Shlomo
Publicat:	MDPI AG
Matèries:	Wireless communications Channel capacity Satellite communications Hardware Error correction Turbo codes Architecture Data transmission Codes Coders Efficiency Data integrity Embedded systems Error correction & detection Digital video Communications systems Algorithms Vector processing (computers) Data storage Modular structures Permutations Real time Array processors
Accés en línia:	Citation/Abstract Full Text + Graphics Full Text - PDF
Etiquetes:	Afegir etiqueta Sense etiquetes, Sigues el primer a etiquetar aquest registre!

Sigues el primer a deixar un comentari!