A Novel Reconfigurable Vector-Processed Interleaving Algorithm for a DVB-RCS2 Turbo Encoder

Saved in:

Bibliographic Details
Published in:	Electronics vol. 14, no. 13 (2025), p. 2600-2617
Main Author:	Bensimon Moshe
Other Authors:	Boxerman Ohad, Ben-Shimol Yehuda, Manor Erez, Greenberg, Shlomo
Published:	MDPI AG
Subjects:	Wireless communications Channel capacity Satellite communications Hardware Error correction Turbo codes Architecture Data transmission Codes Coders Efficiency Data integrity Embedded systems Error correction & detection Digital video Communications systems Algorithms Vector processing (computers) Data storage Modular structures Permutations Real time Array processors
Online Access:	Citation/Abstract Full Text + Graphics Full Text - PDF
Tags:	Add Tag No Tags, Be the first to tag this record!

Be the first to leave a comment!