A Novel Reconfigurable Vector-Processed Interleaving Algorithm for a DVB-RCS2 Turbo Encoder

Gorde:

Xehetasun bibliografikoak
Argitaratua izan da:	Electronics vol. 14, no. 13 (2025), p. 2600-2617
Egile nagusia:	Bensimon Moshe
Beste egile batzuk:	Boxerman Ohad, Ben-Shimol Yehuda, Manor Erez, Greenberg, Shlomo
Argitaratua:	MDPI AG
Gaiak:	Wireless communications Channel capacity Satellite communications Hardware Error correction Turbo codes Architecture Data transmission Codes Coders Efficiency Data integrity Embedded systems Error correction & detection Digital video Communications systems Algorithms Vector processing (computers) Data storage Modular structures Permutations Real time Array processors
Sarrera elektronikoa:	Citation/Abstract Full Text + Graphics Full Text - PDF
Etiketak:	Etiketa erantsi Etiketarik gabe, Izan zaitez lehena erregistro honi etiketa jartzen!

Izan zaitez lehena ohar bat uzten!