A Novel Reconfigurable Vector-Processed Interleaving Algorithm for a DVB-RCS2 Turbo Encoder

Sábháilte in:

Sonraí bibleagrafaíochta
Foilsithe in:	Electronics vol. 14, no. 13 (2025), p. 2600-2617
Príomhchruthaitheoir:	Bensimon Moshe
Rannpháirtithe:	Boxerman Ohad, Ben-Shimol Yehuda, Manor Erez, Greenberg, Shlomo
Foilsithe / Cruthaithe:	MDPI AG
Ábhair:	Wireless communications Channel capacity Satellite communications Hardware Error correction Turbo codes Architecture Data transmission Codes Coders Efficiency Data integrity Embedded systems Error correction & detection Digital video Communications systems Algorithms Vector processing (computers) Data storage Modular structures Permutations Real time Array processors
Rochtain ar líne:	Citation/Abstract Full Text + Graphics Full Text - PDF
Clibeanna:	Cuir clib leis Níl clibeanna ann, Bí ar an gcéad duine le clib a chur leis an taifead seo!

Bí ar an gcéad duine le trácht a dhéanamh!