Copertina

A Novel Reconfigurable Vector-Processed Interleaving Algorithm for a DVB-RCS2 Turbo Encoder

Salvato in:
Pubblicato in:Electronics vol. 14, no. 13 (2025), p. 2600-2617
Autore principale: Bensimon Moshe
Altri autori: Boxerman Ohad, Ben-Shimol Yehuda, Manor Erez, Greenberg, Shlomo
Pubblicazione:
MDPI AG
Soggetti:
Wireless communications
Channel capacity
Satellite communications
Hardware
Error correction
Turbo codes
Architecture
Data transmission
Codes
Coders
Efficiency
Data integrity
Embedded systems
Error correction & detection
Digital video
Communications systems
Algorithms
Vector processing (computers)
Data storage
Modular structures
Permutations
Real time
Array processors
Accesso online:Citation/Abstract
Full Text + Graphics
Full Text - PDF
Tags: Aggiungi Tag
Nessun Tag, puoi essere il primo ad aggiungerne!!
Lascia un commento!
Entra