Verification methods for complex-functional blocks in CAD for chips deep submicron design standards

Bibliografski detalji

Izdano u:	E3S Web of Conferences vol. 376 (2023), p. n/a
Glavni autor:	Zolnikov, Vladimir
Daljnji autori:	Zolnikov, Konstantin, Ilina, Nadezhda, Grabovy, Kirill
Izdano:	EDP Sciences
Teme:	Russia Very large scale integration Design standards Verification Circuit design Integrated circuits Software Semiconductors Environmental
Online pristup:	Citation/Abstract Full Text - PDF
Oznake:	Dodaj oznaku Bez oznaka, Budi prvi tko označuje ovaj zapis!