Hardware Accelerator Design by Using RT-Level Power Optimization Techniques on FPGA for Future AI Mobile Applications

Guardado en:

Bibliografiske detaljer
Udgivet i:	Electronics vol. 14, no. 16 (2025), p. 3317-3329
Hovedforfatter:	Achyuth, Gundrapally
Andre forfattere:	Shah, Yatrik Ashish, Vemuri, Sai Manohar, Choi Kyuwon (Ken)
Udgivet:	MDPI AG
Fag:	Xilinx Inc Electric vehicles Applications programs Optimization techniques Artificial neural networks Optimization Mobile computing Mathematical functions Power management Unmanned aerial vehicles Field programmable gate arrays Object recognition Python Real time Constraints Surveillance systems Design techniques Efficiency
Online adgang:	Citation/Abstract Full Text + Graphics Full Text - PDF
Tags:	Tilføj Tag Ingen Tags, Vær først til at tagge denne postø!

Vær først til at give en kommentarø!